IEEE International High Level Design
Validation and Test Workshop 2003

November 12-14, 2003, Hyatt Regency Hotel, San Francisco, California
Sponsored by the IEEE Computer Society Test Technology Technical Council, and the IEEE Computer Society Design Automation Technical Committee.

Thanks to all the participants and everyone else involved for making this a very successful workshop! The "Advance Program" link has been updated and now has copies of the slides from the invited talks and panels. Hope to see everyone next year!

IEEE International High Level Design Validation and Test Workshop aims to stimulate research in test and validation methodologies for ICs and systems specified using high level descriptions, where high level refers to register-transfer, behavioral, and system level. The goal of the workshop is to provide an informal forum, bringing together designers and test and verification researchers working in validating, debugging, synthesizing, and testing designs specified using high level descriptions, in an effort to address high level design, validation, and test issues concurrently.


Last Updated: November 29, 2003
Original page design by Ismet Bayraktaroglu. Page maintained by Alan Hu.